FIG. 1







FIG. ${\cal Z}$


SCHEMATIC DIAGRAM OF THE REGULATED CASCODE (RGC) INPUT STAGE









COMMON SOURCE STAGE AMPLIFIER



HIGH FREQUENCY MODEL OF A COMMON SOURCE STAGE



TYPICAL SHUNT PEAKED AMPLIFIER



EQUIVALENT SMALL SIGNAL MODEL FOR CIRCUIT IN FIGURE 5a

5/8

FIG. 6





FIG. 8








FIG. 9




GRAPH OF Zo VERSUS FREQUENCY

FIG. 10



COMMON SOURCE STAGE WITH FEEDBACK RESISTOR



HIGH FREQUENCY MODEL FOR COMMON SOURCE STAGE WITH FEEDBACK RESISTOR